




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03B 1/00	A1	(11) International Publication Number: WO 99/52203
		(43) International Publication Date: 14 October 1999 (14.10.99)
(21) International Application Number: PCT/US99/07403 (22) International Filing Date: 2 April 1999 (02.04.99) (30) Priority Data: 09/056,543 7 April 1998 (07.04.98) US (71) Applicant: CREDENCE SYSTEMS CORPORATION [US/US]; 215 Fourier Avenue, Fremont, CA 94539 (US). (72) Inventors: DINTEMAN, Bryan, J.; 2375 N.W. Baker Drive, Canby, OR 97013 (US). WOHLFARTH, Paul, Dana; 54550 Braun Road, Vernonia, OR 97064 (US). (74) Agent: BEDELL, Daniel, J.; Smith-Hill and Bedell, P.C., Suite 104, 12670 N.W. Barnes Road, Portland, OR 97229 (US).		(81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i>

(54) Title: INHIBITABLE, CONTINUOUSLY-TERMINATED, DIFFERENTIAL DRIVE CIRCUIT FOR AN INTEGRATED CIRCUIT TESTER

(57) Abstract

A drive circuit for an integrated circuit tester (10) operates in either a drive mode or in a termination mode.



INHIBITABLE, CONTINUOUSLY-TERMINATED, DIFFERENTIAL
DRIVE CIRCUIT FOR AN INTEGRATED CIRCUIT TESTER

Background of the Invention

5 Field of the Invention

The present invention relates in general to a drive circuit for an integrated circuit tester for providing a differential test signal and in particular to an inhibitable, continuously-terminated, differential drive circuit.

10

Description of Related Art

An integrated circuit (IC) tester tests switching speed and propagation delay times of an IC by transmitting a sequence of test signals to input/output (I/O) pins or terminals of the IC device under test (DUT) and measuring the timing and logic levels of output signals the DUT produces in response to the test signals. A typical integrated circuit tester includes a set of "pin electronics" circuits, one connected to each pin or terminal of the DUT. Each pin electronics circuit is capable of either sending a single-ended test signal to the DUT pin or of sampling a single-ended DUT output signal produced at the pin to determine the output signal's logic state. In order to measure response times of a DUT with a high degree of accuracy a pin electronics circuit should be able to produce a test signal with accurately timed edges. When the pin electronics circuit is sampling a DUT output signal, the drive circuit within the pin electronics that generates the test signal is turned off and put into a high-impedance state (tristated).

30

Each pin electronics circuit is connected to a DUT pin through a transmission line which should convey the test and DUT response signals between the pin electronics circuit and the DUT pin with as little distortion as possible. To limit transmission line distortion when the pin electronics circuit is sampling the DUT output signal, the transmission line is terminated at its pin electronics circuit end by the transmission line's characteristic impedance.

35

but which provides proper transmission line terminating impedance and when the transmission line is conveying a DUT output signal.

5

Summary of the Invention

10

The present invention relates a drive circuit for an integrated circuit (IC) tester. In accordance with one aspect of the invention the drive circuit has two modes of operation: drive and termination. In the drive mode of operation, the drive circuit transmits a differential test signal to terminals of an integrated circuit device under test (DUT) through a matching pair of transmission lines. When the same pair of transmission lines are used to convey a DUT output signal back to the IC tester, the drive circuit operating in its termination mode provides proper termination for the transmission line and provides proper loading for the DUT output signal. With the load at the tester end of each transmission line properly adjusted, the DUT is able to produce its output signal under its specified load conditions.

20

25

30

35

In accordance with another aspect of the invention, in a preferred embodiment thereof, the drive circuit includes a digital-to-analog converter (DAC) for placing an adjustable supply voltage on a circuit node, a pair of transistors, and a pair of resistors, each having the characteristic impedance of the transmission lines. Each resistor links a separate transmission line and a load terminal of a separate one of the transistors to the circuit node. The drive circuit also includes an adjustable current source having two current outputs, each providing a load current through a separate one of the transistors. In the drive circuit's differential mode of operation, the current source provides a load current in common to both transistors so that the drive circuit behaves as a conventional driver in which an input differential DRIVE signal controls the proportion of the load current passing through each transistor, thereby controlling the state of the drive circuit's output TEST signal appearing on the

FIG. 2 illustrates in combined block and schematic diagram form a drive circuit in accordance with a second embodiment of the present invention,

FIG. 3 illustrates in combined block and schematic diagram form a drive circuit in accordance with a third embodiment of the present invention, and

FIG. 4 illustrates in combined block and schematic diagram form a drive circuit in accordance with a fourth embodiment of the present invention.

10

Description of the Preferred Embodiment(s)

FIG. 1 illustrates in combined block and schematic diagram form, a pin electronics circuit 10 for an integrated circuit tester. Pin electronics circuit 10 includes a drive circuit 12 in accordance with a first embodiment of the present invention and a conventional compare circuit 14. In accordance with the present invention, drive circuit 12 is capable of operating in either of two modes. When an input INHIBIT data bit is low, drive circuit 12 enters a "drive" mode of operation in which it produces an output differential test signal (TEST) of a state determined the state of an input differential DRIVE signal. A pair of transmission lines 16A and 16B deliver the TEST signal to a pair of input/output (I/O) terminals 18A and 18B of an integrated circuit device under test (DUT) 20. The high and low levels of the differential TEST signal are set by input data D_{HIGH} and D_{LOW} .

When the INHIBIT bit is high, drive circuit 12 enters a "termination" mode of operation. In this mode of operation, while comparing circuit 14 samples the state of a differential output signal DUT_OUT produced by the DUT 20 on transmission lines 16A and 16B, drive circuit 12 terminates transmission lines 16A and 16B with their characteristic impedances and provides an adjustable load voltage to the DUT_OUT signal. Input data D_{TERM} sets the magnitude of that adjustable load.

transistor 24 goes low. Transistor 26 turns on, transistor 24 turns off and current source 38 draws its load current I_{DIFF} from node 32 via resistor 30 and transistor 26. Transmission line 16A is driven to the high voltage level V_{HIGH} and

5 transmission line 16B is driven to the low level V_{LOW} . This sets the TEST signal input to DUT 20 to a logical "0". The output voltage of a DAC 44 driven by the input D_{LOW} data controls the magnitude of current I_{DIF} drawn by current source 38. The magnitude of the low differential voltage level V_{LOW} is equal to $V_{HIGH} - I_{DIF}R$, where R is the matching resistance of
10 each resistor 29 and 30. Thus the nature of the differential TEST signal can be adjusted to suit the input signal requirements of DUT 20 by setting the TEST signal high voltage V_{HIGH} via input data D_{HIGH} and then setting the TEST
15 signal low differential voltage V_{LOW} via input data D_{LOW} .

The INHIBIT data bit is set true to place drive circuit 12 in its terminate mode when DUT 20 is producing an output signal DUT_OUT. When INHIBIT is true, switch 28 connects the emitters of transistors 24 and 26 to current sources 46 and
20 48, respectively, and switch 42 connects a positive voltage source +V to the bases of transistors 24 and 26 to turn them both on. Current source 46 draws a load current I_1 from node 32 via resistor 29 and transistor 24. Current source 48 draws a load current I_2 from node 32 via resistor 30 and
25 transistor 2. The magnitudes of I_1 and I_2 are similar and are controlled by the output voltage of a DAC 50 driven by the D_{TERM} input data. When switch 28 is not connecting any of current sources 38, 46 or 48 to the emitter of a transistor 24 or 26, it connects that current source to node 32.

30 Transmission lines 16A and 16B have matching characteristic impedances Z_0 , and it is beneficial to terminate transmission lines 16A and 16B with their characteristic impedances Z_0 at their compare circuit end. This helps to prevent transmission lines 16A and 16B from
35 distorting DUT_OUT. The resistance R of resistors 29 and 30 is then set to provide the proper transmission line terminating impedance Z_0 during terminate mode operation when compare circuit 14 samples the DUT_OUT signal. DUT output

64 and low at the base of transistor 66, substantially all of emitter current I_E is supplied through resistor 69. The voltage at the collector of transistor 66 rises to a high level (at or near V_{HIGH}) and the voltage at the collector of transistor 64 falls to a low level that is determined by the magnitudes of V_{HIGH} and I_E and the fixed impedance R of resistor 69. When the DRIVE input signal changes state, substantially all of emitter current I_E is supplied through resistor 70. The voltage at the collector of transistor 64 rises to the high level and the voltage at the collector of transistor 66 falls to the low logic level. Thus the state of the differential TEST signal, produced across the collectors of transistors 64 and 66, is controlled by the state of the input DRIVE signal. Also the high and low levels of the differential TEST signal are determined by the magnitudes of V_{HIGH} and I_E , which are in turn controlled by the values of input data D_{HIGH} and D_{LOW} . Since the appropriate high and low TEST signal levels depend on the nature of the device under test, the adjustability of V_{HIGH} and I_E allows DRIVE circuit 62 to be used for testing IC technologies having a wide range of TEST signal specifications.

When drive circuit 62 is not needed to produce the TEST signal the INHIBIT data is set so that switch 74 delivers V_{LOAD} to node 72 and so that switch 82 is open. With switch 82 open, the current I_E drawn by current source 68 falls to zero. This produces a nearly zero current through transistors 64 and 66. The load driven by the DUT output signal DUT_OUT is primarily a function of the impedance of resistors 69 and 70 and the magnitude of V_{LOAD} supplied to node 72. The resistance R of resistors 69 and 70 is selected to match the characteristic impedance of the transmission lines connected to drive circuit 62 so that the transmission lines are properly terminated. The magnitude of V_{LOAD} is adjusted by adjusting the value of input data D_{TERM} to provide appropriate loading for the DUT output signal DUT_OUT.

Thus to properly adjust drive circuit 62 for testing a particular DUT, we first choose the resistance R of resistors 69 and 70 to be equal to the characteristic impedance of the

risers to a high level (at or near V_{HIGH}) and the voltage at the collector of transistor 94 falls to a low level that is determined by the magnitudes of V_{HIGH} and I_E and the fixed impedance R of resistor 99. When the DRIVE input signal changes state, substantially all of emitter current I_E is supplied through resistor 100. The voltage at the collector of transistor 94 rises to the high level and the voltage at the collector of transistor 96 falls to the low level. Thus the state of the differential TEST signal, produced across the collectors of transistors 94 and 96, is controlled by the state of the input DRIVE signal. Also the high and low levels of the differential TEST signal are determined by the magnitudes of V_{HIGH} and I_E , which are in turn controlled by the values of input data D_{HIGH} and D_{LOW} .

In the termination mode of operation, when drive circuit 92 is not needed to produce the TEST signal, the INHIBIT data is set so that switch 114 connects the bases of transistors 94 and 96 to a positive voltage source (+V) and so that switch 114 connects DAC 110 to current source 98. Thus the current I_E drawn by current source 98 is controlled by the output of DAC 110, which is in turn controlled by the D_{TERM} input data. The load on the DUT output signal DUT_OUT is thus a function of the impedance of resistors 99 and 100 and the magnitude of D_{TERM} and D_{HIGH} . The resistance R of resistors 99 and 100 is selected to match the characteristic impedance of the transmission lines connecting drive circuit 92 to the DUT so that the transmission lines are properly terminated. The magnitude of I_E is adjusted by adjusting D_{TERM} to provide appropriate loading for the DUT output signal DUT_OUT. If transistors 94 and 96 and resistors 95 and 97 are balanced, current through resistors 99 and 100 will each equal $I_E/2$ in the termination mode.

FIG. 4 illustrates in combined block and schematic diagram form a drive circuit 130 in accordance with a fourth embodiment of the present invention. Drive circuit 130 includes NPN transistors 132, 133, 148 and 149, a pair of resistors 150 and 151, a controller 180 and an adjustable current source 182.

and 181 connected to the collectors of transistors 148 and 149. When drive circuit 130 is to operate in its drive mode, the input INHIBIT data sets switch 158 to connect negative voltage source - V to the bases of transistors 136 and 137, to connect the output of DAC 160 to the base of transistor 138, and to connect the differential input signal DRIVE across the bases of transistors 132 and 133. Thus transistors 136 and 137 are off, transistors 138, 148 and 149 are on, and the input DRIVE signal controls the switching states of transistors 132 and 133. When the DRIVE signal is high, transistor 132 is on and transistor 133 is off. Transistor 138 draws a current from node 152 via resistor 150, transistors 148 and 132 and diode 134. The current through resistor 150 pulls the collector of transistor 148 to a low differential logic level controlled by the magnitude of input data D_{LOW} to DAC 160. Since transistor 133 is off, there is little current flow through resistor 151 and the collector of transistor 149 rises to or nearly to V_{HIGH} . Thus when DRIVE is high, the output TEST signal is high. When the DRIVE signal is low, transistor 133 is on and transistor 132 is off. Transistor 138 draws a current from node 152 via resistor 151, transistors 149 and 133 and diode 136. The current through resistor 151 pulls the collector of transistor 149 to a low differential logic level. Since transistor 132 is off, the collector of transistor 149 rises to V_{HIGH} . Thus when DRIVE is low, the output TEST signal is low.

Input data D_{OFFSET} to DAC 156 controls the voltage of the emitters of transistors 148 and 149. Transistors 148 and 149 act as a cascode stage to isolate TEST signal OUTPUT levels from DRIVE' level. The cascode stage also puts a low impedance at the collectors of transistors 132 and 133 thereby reducing the effects of noise propagating from the DRIVE signal to the TEST signal via the collector-base capacitance of transistor 133. In applications where such isolation or low impedance is not needed, transistors 148 and 149 may be eliminated by connecting resistor 150 directly to the collector of transistor 148 and by connecting resistor

transistor 176 acts as a current source compensating for any change in the total current passing through resistors 140-142 as a result of a change in operating mode of driver circuit 130. Since node 144 is held at a constant voltage level, the current through resistor 146 will be held constant and therefore the current output of DAC 154 will be held constant when switch 158 is activated. The value of V_{BIAS} can be adjusted by adjusting the D_{BIAS} input data in order to set the current output of DAC 154 so that DAC 154 provides only the minimum power needed for proper circuit operation for given values of V_{LOW} and V_{HIGH} and termination mode loading. Note that a fixed bias can be used on transistor 176. However in doing so, power will be wasted in transistor 176 when only small output levels are required. DAC 177 (or a switchable voltage source) allows the bias voltage to be adjusted, thereby conserving power. Note also in some applications some or all DACs can be replaced by a switch to a selection of voltages (rails).

While the foregoing specification has described preferred embodiment(s) of the present invention, one skilled in the art may make many modifications to the preferred embodiment without departing from the invention in its broader aspects. For example, while FIGs. 1-4 illustrate drive circuits employing bipolar transistor technology, those skilled in the art will understand the drive circuits can be implemented using other transistor technologies, such as for example MOSFET and JFET. The appended claims therefore are intended to cover all such modifications as fall within the true scope and spirit of the invention.

connected to said current source means for adjusting a magnitude of said current conducted by said current source means in response to said input control data,

5 wherein when said circuit operates in said drive mode, said control means causes substantially all of said current to pass through one of said first and second transistors selected by said control data, and wherein when said circuit operates in said terminate mode, said control means causes said current to pass through both said first and second
10 transistors.

2. The circuit in accordance with claim 1 wherein said control means adjusts a magnitude of said current conducted by said current source means in accordance with said input
15 data.

3. The circuit in accordance with claim 1 wherein said current source means comprises:

20 a first current source (46);
a second current source (48); and
a third current source (38),

wherein when said circuit operates in said terminate mode, said control means connects said first current source to said first transistor, connects said second current source to said second transistor, and connects said third current
25 source neither to said first transistor nor to said second transistor; and

wherein when said circuit operates in said drive mode said control means connects said third current source to both
30 said first transistor and said second transistors and connects said first current source and said second current source to neither said first transistor nor said second transistor.

35 4. The circuit in accordance with claim 3 wherein said control means includes means (50, 44) for adjusting magnitudes of currents conducted by said first, second and third current sources in response to said input control data.

control means (75) connected to said first and second transistors for controlling a relative proportion of said current passing through each of said first and second transistors in response to said input control data, and
5 connected to said current source means for adjusting a magnitude of said current conducted by said current source means in response to said input control data,

wherein said current source conducts said current of magnitude controlled by a magnitude of a control signal, and

10 wherein said control means comprises:

means (80, 82) for generating and applying said control signal to said current source, wherein the magnitude of said control signal is determined by said input control data; and

15 voltage source means (74, 76, 78) for generating and applying a node voltage to said first circuit node, wherein a magnitude of said node voltage is determined by said input control data.

20 7. The circuit in accordance with claim 6 wherein said voltage source means comprises:

a first digital-to-analog converter (76) for receiving a first portion (D_{HIGH}) of said control data and producing an output first voltage (V_{HIGH}) of magnitude determined by said
25 first portion of said control data;

a second digital-to-analog converter (78) receiving a second portion (D_{TERM}) of said control data and producing an output second voltage (V_{LOAD}) of magnitude determined by said second portion of said control data; and

30 switch means (74) controlled by a third portion (INHIBIT) of said control data for applying said first voltage as said node voltage to said first circuit node when said circuit operates in said drive mode and for applying said second voltage source as said node voltage to said first
35 circuit node when said circuit operates in said terminate mode.

on at least a portion of said current passes from said first circuit node through said second resistor and through said second transistor; and

control means (108) connected to said first and second transistors for controlling a relative proportion of said current passing through each of said first and second transistors in response to said input drive signal and control data, and connected to said current source means for adjusting a magnitude of said current conducted by said current source means in response to said input control data,

wherein when said circuit operates in said drive mode, said control means causes substantially all of said current to pass through one of said first and second transistors selected by said control data, and wherein when said circuit operates in said terminate mode, said control means causes said current to pass through both said first and second transistors, and

wherein said control means comprises:

means (112) for producing a first control signal of magnitude set in response to a first portion (D_{LOW}) of said input control data;

means (110) for producing a second control signal of magnitude set in response to a second portion of said input control data; and

switch means (114) controlled by a third portion (INHIBIT) of said control data for applying said first control signal as a control signal input to said current source means when said circuit operates in said drive mode and for applying said second control signal as said control signal input to said current source when said circuit operates in said terminate mode, and wherein a magnitude of said control signal input to said current source means controls the magnitude of the current conducted by said current source means.

10. The circuit in accordance with claim 9 wherein control means further comprises:

a voltage source (+V),

a second transistor (133) linking said second transmission line and said second resistor to said current source means such that when said second transistor is turned on at least a portion of said current passes from said first circuit node through said second resistor and through said second transistor; and

control means (180) connected to said first and second transistors for controlling a relative proportion of said current passing through each of said first and second transistors in response to said drive signal, and connected to said current source means for adjusting a magnitude of said current conducted by said current source means in response to said input control data,

wherein when said circuit operates in said drive mode, said control means causes substantially all of said current to pass through one of said first and second transistors selected by said control data, and wherein when said circuit operates in said terminate mode, said control means causes said current to pass through both said first and second transistors, and

wherein said current source means comprises:

a second circuit node (144);

a third resistor (140) connected to said second circuit node;

a third transistor (136) linking said third resistor to said first transistor such that when said first and third transistors are turned on, a first current passes between said first and second nodes via said first resistor, said first transistor, said third transistor and said third resistor;

a fourth resistor (142) connected to said second circuit node;

a fourth transistor (137) linking said fourth resistor to said second transistor such that when said second and fourth transistors are turned on, a second current passes between said first and second nodes via said second resistor, said second transistor, said fourth transistor and said fourth resistor;

magnitude affecting a magnitude of current conducted by the transistor,

wherein said control means comprises:

means (172) for producing a first control voltage
5 of magnitude determined by a first portion (D_{TERM}) of said input control data,

means (-V) for producing a second control voltage of magnitude determined by a second portion of said input control data; and

10 means (160) for producing a third control voltage, wherein, when said circuit is operating in said termination mode, said control means supplies said first control voltage to the control inputs of said third and fourth transistors and supplies said third control voltage to
15 the control input of said fifth transistor, and

wherein, when said circuit is operating in said drive mode, said control means supplies said third control voltage to the control input of said third and fourth transistors and supplies said second control voltage to the control input to
20 said fifth transistor.

16. The circuit in accordance with claim 11 wherein said circuit further comprises:

a first voltage source (154) connected to said first
25 circuit node,

a second voltage source (-V),

a sixth resistor (146) connected between said second voltage source and said second circuit node,

a current source (174) connected to said first circuit
30 node; and

a transistor (176) connected for conveying current between said current source and said second circuit node.

17. A circuit responsive to input control data for
35 alternately operating in one of a drive mode and a termination mode as selected by said input control data, wherein when operating in the drive mode the circuit produces a differential output signal on first and second transmission

wherein said second resistor is connected between said first node and said second transmission line.

18. The circuit in accordance with claim 17

5 wherein each of said first, second, third, fourth and fifth transistors has a control input for receiving a control signal, wherein a magnitude of the control signal controls a magnitude of current conducted by the transistor,

10 wherein said input control data indicates a magnitude of control signal that is to be applied to the control input of each of said first, second, third, fourth and fifth transistors,

15 wherein said circuit further comprises control means for receiving said input control data and for supplying a separate control signal to each of said first, second, third, fourth and fifth transistors of magnitude indicated by said input control data.

19. The circuit in accordance with claim 18 wherein said circuit further comprises:

20 a first voltage source (154) connected to said first circuit node,

a second voltage source (-V),

25 a sixth resistor (146) connected between said second voltage source and said second circuit node,

a current source (174) connected to said first circuit node; and

a sixth transistor (176) connected for conveying current between said current source and said second circuit node.

30 20. The circuit in accordance with claim 18

wherein when said circuit operates in said drive mode, the control signals said control means supplies to said first and second transistors selectively turn on one of said first and second transistors and turn off another of said first and second control signals as determined by said drive signal, and control signals said control means supplies to said

a second resistor (151);

a third resistor (140);

a fourth resistor (142);

a fifth resistor (141);

5 a first diode (134);

a second diode (135);

wherein said first resistor and said second resistor each has an impedance matching said characteristic impedance,

10 wherein said first resistor, said sixth transistor, said first transistor, said third transistor and said third resistor are connected in series between said first node and second circuit node,

wherein said second resistor, said seventh transistor, said second transistor, said fourth transistor and said 15 fourth resistor are connected in series between said first node and second circuit node,

wherein said first resistor, said sixth transistor, said first transistor, said first diode, said fifth transistor, and said fifth resistor are connected in series between said 20 first and second nodes,

wherein said second resistor, said seventh transistor, said second transistor, said second diode, said fifth transistor and said fifth resistor are connected in series between said first node and said second node,

25 wherein said first resistor is connected between said first node and said first transmission line; and

wherein said second resistor is connected between said first node and said second transmission line.

30 23. The circuit in accordance with claim 22

wherein each of said first, second, third, fourth, fifth, sixth and seventh transistors has a control input for receiving a control signal, wherein a magnitude of the control signal controls a magnitude of current conducted by 35 the transistor,

wherein said input control data indicates a magnitude of control signals applied to the control input of each of said

on said first, second, third and fourth transistors and turn off said fifth transistor.




FIG. 2




FIG. 4

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US99/07403**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(6) :H03B 1/00

US CL :327/108

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 326/30, 56, 57, 58, 59, 86, 90; 327/108, 109, 110, 111, 112, 561, 562, 563

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
noneElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
none**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A,P	US 5,767,698 A (Eneigh et al.) 16 June 1998, (16/06/98) Fig: 1.	1-25



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Z* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

25 MAY 1999

Date of mailing of the international search report

28 MAY 1999

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

JEFFREY ZWEIZIG *Jeffrey Zweizig*

Telephone No. (703) 308-0956




FIG. 3




FIG. 1
1/4

first, second, third, fourth, fifth, sixth and seventh transistors,

wherein said circuit further comprises control means for receiving said input control data and for supplying a control
5 signal to each of said first, second, third, fourth, fifth, sixth and seventh transistors of magnitude indicated by said input control data.

24. The circuit in accordance with claim 22 wherein
10 said circuit further comprises:

a first voltage source (154) connected to said first circuit node,

a second voltage source (-V) connected to said second circuit node;

15 a sixth resistor (146) connected between said second voltage source and said second circuit node,

a current source (174) connected to said first circuit node; and

an eighth transistor (176) connected for conveying
20 current between said current source and said second circuit node.

25. The circuit in accordance with claim 24

wherein when said circuit operates in said drive mode,
25 the control signals said control means connects said DRIVE signal across control terminals of said first and second transistors to selectively turn on one of said first and second transistors and turn off another of said first and second control signals as determined by said DRIVE signal,
30 and

wherein when said circuit operates in said drive mode, the control signals said control means supplies to said third, fourth and fifth transistors turn off said third and fourth transistors and turn on said fifth transistor, and

35 wherein when said circuit operates in said termination mode, said control means supplies control signals to said first, second third, fourth and fifth transistors which turn

third, forth and fifth transistors turn off said third and fourth transistors and turn on said fifth transistor, and

wherein when said circuit operates in said termination mode, the control signals said control means supplies to said first, second third, forth and fifth transistors turn on said first, second, third and fourth transistors and turn off said fifth transistor.

21. The circuit in accordance with claim 18 further comprising:

a current source (174) for drawing a current from said first circuit node, and

a sixth transistor (176) for conducting said current between said current source and said second circuit node.

22. A circuit responsive to and input differential DRIVE signal and input control data for alternately operating in one of a drive mode and a termination mode as selected by said input control data, wherein when operating in the drive mode the circuit produces a differential output signal on first and second transmission lines with a logic state of said differential output signal being determined by said DRIVE signal, wherein when operating in said termination mode said circuit provides a load for a differential input signal arriving at said circuit on said first and second transmission lines, wherein each of said first and second transmission lines has a similar characteristic impedance, the circuit comprising:

a first circuit node (152);

a second circuit node (144);

a first transistor (132);

a second transistor (133);

a third transistor (136);

a fourth transistor (137);

a fifth transistor (138);

a sixth transistor (148);

a seventh transistor (149);

a first resistor (150);

lines with a logic state of said differential output signal being determined by said input control data, wherein when operating in said termination mode said circuit provides a load for a differential input signal arriving at said circuit on said first and second transmission lines, wherein each of said first and second transmission lines has a similar characteristic impedance, the circuit comprising:

a first circuit node (152);
a second circuit node (144);

a first resistor (150);
a second resistor (151);
a third resistor (140);
a fourth resistor (142);
a fifth resistor (141);

a first transistor (132);
a second transistor (133);
a third transistor (136);
a fourth transistor (137);
a fifth transistor (138);

a first diode (134);
a second diode (135);

wherein said first resistor and said second resistor each has an impedance matching said characteristic impedance,

wherein said first resistor, said first transistor, said third transistor and said third resistor are connected in series between said first node and second circuit node,

wherein said second resistor, said second transistor, said fourth transistor and said fourth resistor are connected in series between said first node and second circuit node,

wherein said first resistor, said first transistor, said first diode, said fifth transistor and said fifth resistor are connected in series between said first and second node,

wherein said second resistor, said second transistor, said second diode, said fifth transistor and said fifth resistor are connected in series between said first node and said second node,

wherein said first resistor is connected between said first node and said first transmission line; and

a fifth resistor (141) connected to said second circuit node;

a fifth transistor (138) linked to said fifth resistor, and

5 means (134, 135) linking said fifth transistor to both said first transistor and said second transistor such that when said first and fifth transistors are turned on, a third current passes between said first and second nodes via said first resistor, said first transistor, said fifth transistor
10 and said fifth resistor, and such that when said second and fifth transistors are turned on, a fourth current passes between said first and second nodes via said second resistor, said second transistor, said fifth transistor and said fifth resistor.

15

12. The circuit in accordance with claim 11 wherein said means linking said fifth transistor to both said first transistor and said second transistor comprises:

a first diode (134) linking said fifth transistor to
20 said first transistor, and

a second diode (135) linking said fifth transistor to said second transistor.

13. The circuit in accordance with claim 11
25 wherein when said circuit is operating in said drive mode said control means turns on said fifth transistor and turns off said third and fourth transistors, and

wherein when said circuit is operating in said termination mode said control means turns off said fifth
30 transistor and turns on said third and fourth transistors.

14. The circuit in accordance with claim 13 wherein current source further comprises means (146, 174, 176, 177) for holding said second circuit at a constant voltage.

35

15. The circuit in accordance with claim 11 wherein said third, fourth and fifth transistors each have a control input for receiving a voltage signal having a

wherein said switch means (114) also connects said drive signal to said first and second transistors such that said drive signal controls said relative proportion of said current passing through each of said first and second transistors, and

wherein when said circuit is operating in said termination mode said switch means disconnects said drive signal from said transistors and connects said voltage source to said first and second transistors such that said first and second transistors each conduct portions of said current.

11. A circuit responsive to an input differential drive signal in to input control data for alternately operating in one of a drive mode and a termination mode as selected by said input control data, wherein when operating in the drive mode the circuit produces a differential output signal on first and second transmission lines with a logic state of said differential output signal being determined by said drive signal, wherein when operating in said termination mode said circuit provides a load for a differential input signal arriving at said circuit on said first and second transmission lines, wherein each of said first and second transmission lines has a similar characteristic impedance, the circuit comprising:

a first circuit node (152);
a first resistor (150) having an impedance matching said characteristic impedance and linking said first transmission line to said first circuit node;
a second resistor (151) having an impedance matching said characteristic impedance and linking said second transmission line to said first circuit node;
current source means (182) for conducting a current;
a first transistor (132) linking said first transmission line and said first resistor to said current source means such that when said first transistor is turned on at least a portion of said current passes from said first circuit node through said first resistor and through said first transistor;

8. The circuit in accordance with claim 7 wherein when said circuit is operating in said terminate mode, said control means sets the magnitude of said current substantially to zero amperes and when said circuit is
5 operating in said drive mode, said control means sets the magnitude of said current to a level substantially greater than zero amperes, said level being determined by said control data.

10 9. A circuit responsive to input control data and in input drive signal for alternately operating in one of a drive mode and a termination mode as selected by said input control data, wherein when operating in the drive mode the circuit produces a differential output signal on first and
15 second transmission lines with a logic state of said differential output signal being determined by said input drive signal, wherein when operating in said termination mode said circuit provides a load for a differential input signal arriving at said circuit on said first and second
20 transmission lines, wherein each of said first and second transmission lines has a similar characteristic impedance, the circuit comprising:

a first circuit node (102);

25 a first resistor (99) having an impedance matching said characteristic impedance and linking said first transmission line to said first circuit node;

a second resistor (100) having an impedance matching said characteristic impedance and linking said second transmission line to said first circuit node;

30 current source means (98) for conducting a current;

a first transistor (94) linking said first transmission line and said first resistor to said current source means such that when said first transistor is turned on at least a portion of said current passes from said first circuit node
35 through said first resistor and through said first transistor; a second transistor (96) linking said second transmission line and said second resistor to said current source means such that when said second transistor is turned

5. The circuit in accordance with claim 1 wherein said control means comprises a voltage source (34) connected to said first circuit node for producing a voltage (V_{HIGH}) at said first circuit node, said voltage having a magnitude
5 determined by said control data.

6. A circuit responsive to input control data for alternately operating in one of a drive mode and a termination mode as selected by said input control data,
10 wherein when operating in the drive mode the circuit produces a differential output signal on first and second transmission lines with a logic state of said differential output signal being determined by said input control data, wherein when
15 operating in said termination mode said circuit provides a load for a differential input signal arriving at said circuit on said first and second transmission lines, wherein each of said first and second transmission lines has a similar characteristic impedance, the circuit comprising:

a first circuit node (72);

20 a first resistor (69) having an impedance matching said characteristic impedance and linking said first transmission line to said first circuit node;

a second resistor (70) having an impedance matching said characteristic impedance and linking said second transmission
25 line to said first circuit node;

current source means (62) for conducting a current;

a first transistor (64) linking said first transmission line and said first resistor to said current source means such that when said first transistor is turned on at least a
30 portion of said current passes from said first circuit node through said first resistor and through said first transistor;

a second transistor (66) linking said second transmission line and said second resistor to said current
35 source means such that when said second transistor is turned on at least a portion of said current passes from said first circuit node through said second resistor and through said second transistor; and

Claim(s)

What is claimed is:

1. A circuit responsive to input control data for alternately operating a drive mode or a termination mode as selected by said input control data, wherein when operating in the drive mode the circuit produces a differential output signal on first and second transmission lines with a logic state of said differential output signal being determined by said input control data, wherein when operating in the termination mode said circuit provides a load for a differential input signal arriving at said circuit on said first and second transmission lines, wherein each of said first and second transmission lines has a similar characteristic impedance, the circuit comprising:
 - a first circuit node (32);
 - a first resistor (29) having an impedance matching said characteristic impedance and linking said first transmission line (16A) to said first circuit node;
 - a second resistor (30) having an impedance matching said characteristic impedance and linking said second transmission line (16B) to said first circuit node;
 - current source means (22) for conducting a current;
 - a first transistor (24) linking said first transmission line and said first resistor to said current source means such that when said first transistor is turned on at least a portion of said current passes from said first circuit node through said first resistor and through said first transistor;
 - a second transistor (26) linking said second transmission line and said second resistor to said current source means such that when said second transistor is turned on at least a portion of said current passes from said first circuit node through said second resistor and through said second transistor; and
 - control means (23) connected to said first and second transistors for controlling a relative proportion of said current passing through each of said first and second transistors in response to said input control data, and

151 directly to the collector of transistor 149. Note that DAC 156 can be replaced with a fixed voltage source if the output switch voltage range is small compared to the transistor's collector-emitter breakdown voltage.

5 When drive circuit 130 is to operate in a termination mode, it terminates transmission lines 180 and 181 with their characteristic impedances and provides an adjustable load to a differential DUT output signal appearing on transmission lines 180 and 181. To put drive circuit 130 in the
10 termination mode, the INHIBIT data sets switch 158 to connect a node 170 between resistors 166 and 168 to the bases of transistors 132 and 133, to connect the output of DAC 172 driven by input D_{TERM} data to the bases of transistors 136 and 137 and to connect the base of transistor 138 to the -V
15 voltage source to turn transistor 138 off. Switch 158 also connects the bases of transistors 136 and 137 to DAC 172. Node 170, at the common mode voltage of the DRIVE signal, turns on both transistors 132 and 133. Resistors 150 and 151 have resistances matching the characteristic impedances of
20 transmission lines 180 and 181 and therefore terminate the transmission lines with their characteristic impedances. Transistors 136 and 137 draw load currents controlled by input data D_{TERM} through resistors 150 and 151.

DAC 154 has internal source impedance and any change in
25 its load current can affect its output voltage V_{HIGH} . It is beneficial to ensure that DAC 154 produces a constant output current. Most of the current passing through resistor 146 originates at DAC 154. If the current through resistor 146 is held constant, then the current output of DAC 154 will be
30 relatively constant regardless of the operating mode of driver 130. The emitter of transistor 176 is connected to node 144, and transistor 176 holds node 144 at a constant voltage level, about 0.7 volts less than the V_{BIAS} output of DAC 177. The input data D_{BIAS} to DAC 177 is suitably set so
35 that V_{BIAS} will allow transistor 176 to regulate at the lowest logic levels required of the TEST signal. Transistor 176 automatically adjusts its output current I_S to ensure that node 144 remains at that constant voltage level. Thus

Adjustable current source 182 includes three transistors 136, 137 and 138, a set of four resistors 140, 141, 142 and 146, a pair of Schottky diodes 134 and 135. Controller 180 includes a set of five DACs 154, 156, 160, 172, and 177, a
5 switch 158 controlled by input INHIBIT data, and a pair of matching resistors 166 and 168 connected in series. The input differential DRIVE signal is connected across resistors 166 and 168.

The emitter of transistor 132 is connected to the anode
10 of diode 134 and to the collector of transistor 136, Transistor 133 has an emitter connected to the anode of diode 135 and to the collector of transistor 137. Cathodes of diodes 134 and 135 are connected to the collector of transistor 138. Resistors 140, 142 and 141 link the emitters
15 of transistors 136, 137 and 138, respectively, to a circuit node 144. Resistor 146 links node 144 to a negative voltage source $-V$. Resistors 140 and 142 have matching resistances. The collectors of transistors 132 and 133 are tied to emitters of transistors 148 and 149, respectively, while
20 resistors 150 and 151 respectively couple collectors of transistors 148 and 149 to a circuit node 152. DAC 154, controlled by input data V_{HIGH} , supplies a voltage V_{HIGH} to node 152. DAC 156 controlled by input data D_{OFFSET} supplies a control voltage to the bases of transistors 148 and 149.

Output voltage V_{off} DAC 156 can optimally be used to
25 offset DAC 154. One reason for cascode state (transistors 148 and 149 and DAC 156) is that high speed devices typically achieve high speed through reduced geometry, thereby reducing breakdown voltage. The cascode stage allows a small
30 achievable logic swing to be offset to cover a larger common mode range, thus accommodating a much wider set of possible logic family signal potentials, for example, ECL and PECL both have a 1 volt swing but one is centered 4 volts more positive than the other. The cascode stage can optimally be
35 used to offset the small range of high speed transistors to cover greater absolute voltage ranges.

In a drive mode of operation, drive circuit 130 produces a differential output TEST signal on transmission lines 180

transmission lines connecting the drive circuit to the DUT. We then set the value of the D_{TERM} input data so that the DUT_OUT signal provides a current through resistors 69 and 70 that matches the load specifications for the DUT. We also
5 choose input data D_{HIGH} and D_{LOW} so that the TEST signal high and low levels match specified values for the DUT. (Note that DACs 76 and 78 can be replaced with a single high speed DAC if switch 74 is configured to switch between alternative input data values to the high speed DAC.)

10 FIG. 3 illustrates in combined block and schematic diagram form a drive circuit 92 in accordance with a third embodiment of the present invention. Drive circuit 92 includes a pair of NPN bipolar transistors 94 and 96 having emitters coupled through a pair of resistors 95 and 97, to
15 adjustable current source 98. A pair of resistors 99 and 100 link the collectors of transistors 94 and 96 to a node 102. Drive circuit 92 also includes control circuit 108 formed by a set of DACs 106, 110 and 112, and a switch 114. The output voltage V_{HIGH} of DAC 106 is supplied to node 102. Current
20 source 98 conducts a current I_E of magnitude determined by an input control signal produced by a selected one of DACs 110 and 112 connected through switch 114 to current source 98. Input data values D_{HIGH} , D_{TERM} , and D_{LOW} respectively control the output voltages produced by DACs 106, 110 and 112. A
25 differential input signal DRIVE is applied through switch 114 across the bases of transistors 94 and 96.

When drive circuit 92 is to produce its output TEST signal in a drive mode of operation, the INHIBIT data sets switch 114 to deliver the output of DAC 112 to current source
30 98 and to connect the DRIVE signal across the bases of transistors 94 and 96. Current source 98 draws a current I_E from the emitters of transistors 94 and 96, and the magnitude of that current is proportional to the magnitude of the output of DAC 112. When the DRIVE input signal is of a state
35 for which the differential DRIVE' signal is high at the base of transistor 94 and low at the base of transistor 96, substantially all of emitter current I_E is supplied through resistor 99. The voltage at the collector of transistor 96

signals are normally tested under specified load conditions. The value of D_{TERM} can be adjusted to set load currents I_1 and I_2 to the specified load for the DUT_OUT signal.

Thus to properly adjust drive circuit 12 for testing a particular DUT 20, we first choose the resistance of resistors 29 and 30 to be equal to the characteristic impedance Z_0 of transmission lines 16A and 16B. We then choose input data values D_{HIGH} and D_{LOW} so set the TEST signal high and low levels at their specified values. We then choose the value of the D_{TERM} input data so drive circuit 20 provides currents I_1 and I_2 on transmission lines 16A and 16B as desired.

FIG. 2 illustrates in combined block and schematic diagram form a drive circuit 62 in accordance with a second embodiment of the present invention. Drive circuit 62 includes a pair of NPN bipolar transistors 64 and 66 having emitters coupled to ground through an adjustable current source 68. A pair of resistors 69 and 70 link the collectors of transistors 64 and 66 to a node 72. Drive circuit 62 also includes control circuit 75 formed by a set of DACs 76, 78, and 80, and a pair of switches 74 and 82. Input INHIBIT data controls switches 74 and 82. Switch 74 provides either the output voltage V_{HIGH} of DAC 76 or the output voltage V_{LOAD} of DAC 78 to node 72. DAC 80 provides an output voltage signal though switch 82 to current source 68. Input data values D_{HIGH} , D_{TERM} , and D_{LOW} respectively control the selection of the V_{HIGH} , V_{LOAD} and V_{LOW} output voltages of DACs 76, 78 and 80. The differential input signal DRIVE is applied across the bases of transistors 64 and 66.

When drive circuit 62 is to produce its output TEST signal, the INHIBIT data is set so that switch 74 delivers the V_{HIGH} output of DAC 76 to node 72 and so that switch 82 delivers the output of DAC 80 to current source 68. When switch 82 is closed, current source 68 draws a current I_E from the emitters of transistors 64 and 66, and the magnitude of that current is controlled by the magnitude of the output of DAC 80. When the DRIVE signal is of a state for which the differential DRIVE' signal is high at the base of transistor

Current Source Switching Drive Circuit

Drive circuit 12 of FIG. 1 includes an adjustable current source 22, a controller 23, a pair of NPN bipolar transistors 24 and 26 and a pair of resistors 29 and 30.

5 Transmission line 16A is connected to the load terminal (collector) of transistor 24 and transmission line 16B is connected to the collector of transistor 26. Resistors 29 and 30 link load terminals (collectors) of transistors 24 and 26, respectively, to a node 32. Current source 22 draws
10 currents from the emitters of transistors 24 and 26. Controller 23 receives input control data and signals (D_{HIGH} , DRIVE, INHIBIT, D_{TERM} , and D_{LOW}) from an external source and supplies input control signals to current source 22 and transistors 24 and 26. Controller 23 also includes
15 digital-to-analog converter (DAC) 34 driven by the input D_{HIGH} data provides an output voltage V_{HIGH} at node 32.

Adjustable current source 22 includes a set of three current sources 38, 46 and 48 and a switch 28 controlled by the INHIBIT data for selectively connecting each current
20 source 38, 46, and 48 either to an emitter of a transistors 24 or 26 or to node 32. The INHIBIT data bit is set false when drive circuit 12 operating in the drive mode, providing a differential TEST signal input to DUT 20. When the INHIBIT data is false, switch 28 connects the emitters of transistors
25 24 and 26 to a current source 38 while a switch 42 within controller 23, also controlled by the INHIBIT data bit, connects the input differential DRIVE signal across the control terminals (bases) of transistors 24 and 26. When the DRIVE signal is a logical "1", the emitter of transistor 24
30 is driven high and the emitter of transistor 26 is driven low. Transistor 24 turns on and transistor 26 turns off. Current source 38 then draws a load current I_{DIFF} from node 32 via resistor 29 and transistor 24, thereby pulling transmission line 16A to a low voltage level V_{LOW} and allowing
35 transmission line 16B to rise to the high voltage level V_{HIGH} . This sets the TEST signal input to DUT 20 to a logical "1". Conversely, when the DRIVE signal is a logical "0", the emitter of transistor 26 goes high and the emitter of

transmission lines connected to the transistor's load terminals.

When the drive circuit operates in its termination mode, both transistors are connected to a current source and turned
5 on. Each transistor pulls a transmission line connected to its load terminal to a voltage level determined by the magnitude of the load current provided by the current source. The load current may be adjusted so that voltage level on each transmission line matches the specified load voltage for
10 the DUT when the DUT is producing an output signal.

It is accordingly an object of the invention to provide a drive circuit for an IC tester that, when in a drive mode, can place a differential test signal on a pair of
transmissions for transmission to a DUT, and which, when the
15 DUT is transmitting an output signal to the tester via the transmission lines, can operate in a termination mode providing appropriate terminating impedances to appropriate voltages for the transmission lines and device output circuit characteristics.

20 It is also an object of the invention to provide a drive circuit that can switch quickly between its drive and termination modes with minimal noise in the output signal.

The concluding portion of this specification particularly points out and distinctly claims the subject
25 matter of the present invention. However those skilled in the art will best understand both the organization and method of operation of the invention, together with further advantages and objects thereof, by reading the remaining portions of the specification in view of the accompanying
30 drawing(s) wherein like reference characters refer to like elements.

Brief Description of the Drawing(s)

FIG. 1 illustrates in combined block and schematic
35 diagram form a pin electronics circuit for an integrated circuit tester including a drive circuit in accordance with a first embodiment of the present invention,

Since most integrated circuits use single-ended input and output signals, IC testers typically employ pin electronics circuits producing single-ended test signals. When a DUT requires a differential signal input, an IC tester typically employs two pin electronics circuits operating 180 degrees out of phase with one another to provide a "pseudo-differential" test signal simulating a true differential test signal. However it is difficult to match the phase of the two pin electronics circuits so that edges in the signals produced by the two pin electronics circuits precisely coincide. It is also difficult to precisely match the slew rates of the two signals to ensure that crossing occurs at the correct voltage level. As signal frequencies increase, timing errors resulting from small mismatches in behavior of the two signals forming a pseudo-differential test signal become increasingly significant.

To avoid problems associated with pseudo-differential test signals, it would be desirable to employ pin electronics circuits providing true differential test signals when testing ICs having differential signal inputs. Although differential drivers are well-known and commonly employed in the electronics industry, they have not typically been employed in IC tester pin electronics circuits because it is difficult to quickly switch a differential driver to a high impedance state when the pin electronics circuit is sampling a DUT output signal instead of producing a test signal. It is possible to use a transistor or relay switch to isolate a driver from the transmission lines, but transistor switches can distort the test signal and relay switches are too slow to be used in high speed testing.

When the pin electronics circuit is receiving and sampling a DUT output signal, a transmission line should deliver the DUT output signal to the pin electronics circuit with as little distortion as possible. To help minimize signal distortion, the transmission line should be terminated at the pin electronics circuit with the transmission line's characteristic impedance. What is needed is a drive circuit that can produce a true differential test signal when needed

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						